Abstract-With the technology moving into the deep sub-100-nm region, the increase of leakage power consumption necessitates more aggressive power reduction techniques. Power gating is a promising technique. Our research emphasizes that with the latest and future technologies, power gating operates frequently in its transition mode, especially for aggressive leakage reduction. The dynamic characteristics of power gating during its mode transition is critical for making design decision. Hence we derive a fast, accurate, and temperature-aware model to characterize the dynamic behavior of power gating during mode transition. The applications of this model include the estimation of several key design parameters for power gating, such as dynamic virtual ground voltage, dynamic leakage variation and energy break-even time. It provides an efficient estimation engine for power gating design optimization. The accuracy of the model has been verified by extensive HSPICE experiments. The model is computationally efficient due to the usage of various approximation methods.
I. INTRODUCTION

M
OSFET scaling into deep sub-100 nm has resulted in significant increase in leakage power consumption. Particularly, in 45-nm technology and beyond, leakage power consumption will catch up with, and may even dominate, dynamic power consumption [1] . This makes leakage power reduction an indispensable component in the nano-era low power design. Subthreshold leakage, gate leakage and band-to-band tunneling leakage are the three main components contributing to the total leakage power.
Power gating has been introduced to reduce subthreshold leakage as well as gate leakage [2] . Various design issues must be considered while determining the efficacy of power gating. Performance penalty, ground-bounce noise, leakage saving, wake-up delay, and data retention are among the major issues to be considered [3] - [5] . Power gating can be implemented by ground gating, or supply gating, or both. In this paper, we analyze ground gating, since it is more widely adopted in practices. Fig. 1 shows the diagram of a ground-gated circuit. In Fig. 1 , a footer (a single or multiple highnMOS transistor(s) [6] ) is inserted between the ground of the circuit and the ground supply of the chip. The point between the circuit ground and the footer is called "virtual ground". The working mechanism of ground gating is as follows. When ground gating is applied, the subthreshold leakage of the circuit starts to charge up the virtual ground and internal nodes of the circuit. Hence the voltage of virtual ground gradually rises. As a result, the subthreshold leakage and gate leakage reduce, because of the smaller of each transistor in the circuit. Finally when leakage of the circuit equals to leakage of the footer, the charging process stops. At time , the voltage of virtual ground and internal nodes settles down at a static value . The leakage of the circuit will be minimized and also remains static . Until then, the mode transition of ground gating is completed, and the circuit enters a steady low-leakage mode. This two-phase process is illustrated in Fig. 2 . In Fig. 2 , we can see that circuit status (dynamic and dynamic ) varies significantly during the mode transition process [7] - [11] . The dynamic characteristics of mode transition will be our focus in this paper.
The dynamic characteristics during mode transition has been ignored in most current researches on power gating. The circuit status ( and ) in its steady mode is simply used to make design decisions. For example, Singh et al. [12] established the relationship between , wake-up delay and leakage saving of a ground gated circuit. They further proposed a technique called "intermediate strength power gating". This technique tunes by changing the footer strength, so as to control the wake-up delay and leakage saving of the circuit. Their method assumes that the sleep time of the circuit is long enough, such that the circuit always wakes up after reaches . However, if the circuit wakes up before , their method causes overestimation of , and cannot accurately control the wake-up delay and leakage saving. Another example is the conventional method of energy break-even time estimation for power gating. We first give the definition of energy break-even time. Energy break-even time (EBT) is defined as the sleep time of a circuit, at which leakage energy saving catches up with the energy penalty for performing the mode transition [13] . If the circuit stays in the sleep mode for a period longer than EBT, the net energy saving will be positive. In [14] , Choi et al. uses to estimate the EBT:
where is EBT. (Note that in this paper, is the notation of energy break-even time in equations. EBT is the notation of energy break-even time in texts for better readability. We will introduce another notation in equations after Section II-B to represent average EBT of multiple-state circuit.)
is energy penalty for performing mode transition.
is leakage current of the circuit in normal mode. As we can see in Fig. 2 , the usage of in (1) causes underestimation of , and hence underestimation of EBT.
Conventionally, power gating has been applied to a circuit in standby mode. The sleep time of the circuit has been considered to be very long, such that the steady mode occupies most of the sleep period. In this case, the estimation errors in [12] and [14] are negligible. However, recent researches on power gating have shown a trend of applying power gating for leakage reduction in active mode, for short idleness, in order to achieve more aggressive leakage reduction [7] , [15] - [19] . To demonstrate the limit of aggressive leakage reduction, we conducted HSPICE simulation on ISCAS85 benchmark circuit C7552 using ground gating with the 32-nm predictive technology in [20] . Fig. 3 shows the curve after the footer is turned off. In Fig. 3 , EBT occurs at 3 ns , while reaches the steady point at 80 ns . To achieve aggressive leakage reduction, the minimum sleep time to apply power gating can be designed as any value larger than 3 ns, and highly possible to be within the mode transition window. In this case, the estimation errors by using the methods of [12] and [14] are not negligible. The dynamic characteristics of power gating during mode transition has to be analyzed when making design decisions.
Some researches have considered this dynamic characteristics in their models recently. Yu et al. [7] multiply leakage saving with an empirical value (0.73) to cover the variation of . In [8] [1] , the models in [8] and [15] are rather high level models and cannot be used for recent researches on fine-grained or active leakage control [15] , [17] - [19] . In these applications, power gating switches frequently. Therefore, accurate estimates are critical.
In this paper, we model the dynamic characteristics of power gating during its mode transition. Compared with the studies in [7] , [8] , and [15] , our model has the following four advantages: 1) it is applicable to any static CMOS technology; 2) it is applicable to any circuit topology; 3) it includes the impact of circuit states; 4) it includes the impact of temperature variation. The applications of this model include accurate estimations on several key design parameters of a power-gated circuit, such as dynamic , dynamic and EBT. As we have explained previously, the estimation on can be used to determine wake-up delay and ground bouncing noise. The estimation on EBT can be used to determine the power gating control policy. Our model is especially useful when fast estimation on these design parameters is necessary. According to our experiments, the speedup of our model versus HSPICE is 3000 for ISCAS85 benchmark circuits. The speedup can be even larger for bigger circuits.
This paper is organized as follows. Section II shows the derivation of the core model from transistor level to circuit level. Section III shows two applications of the core model in estimation of dynamic and EBT. Also in this section, the core model is modified into a temperature-aware model. Section IV shows the experimental results. Finally, Section V concludes this paper.
II. CORE MODEL
In this section, we derive a core model to characterize the dynamic behavior of power gating during mode transition from transistor level to circuit level. We only model ground gating case. Supply gating can be studied with a similar method. Gate leakage is projected to have a reduction of 100 in 45-nm technologies with the use of high-dielectrics [21] . Additionally, BTBT tunneling leakage is not affected by power gating. So in this paper, we only focus on subthreshold leakage and refer to it as leakage.
A. Preliminaries
We first simplify the full-fledged subthreshold leakage current model for a single transistor [1] with (2) where is the zero bias threshold voltage, is the thermal voltage, is the linearized body effect coefficient, and is the DIBL coefficient.
is the gate oxide capacitance, is the zero bias mobility, and is the subthreshold swing coefficient of the transistor.
is the term introduced to account for transistor-to-transistor variation. When , the term , leakage current is very small such that it can be approximated as zero. Therefore, the error incurred by (2) is very minor.
Next, we study leakage current of a ground-gated transistor. By applying ground gating, the terminal voltages of off-state nMOS or pMOS transistors have the patterns as shown in Fig. 4 . We only study off-state nMOS and pMOS, since they are the sources of subthreshold leakage. In Fig. 4 , the gate voltage of the off-state nMOS transistor is considered to be , instead of zero. This is because of the following reason. In a circuit, for those gates, which do not receive primary inputs, their inputs are fed by the outputs of their predecessor gates. If the outputs of the predecessor gates is logic "0", are essentially connected to the ground of the predecessor gates. For a ground-gated circuit, will be connected to the virtual ground of the predecessor gates, as shown in Fig. 5 . Therefore, we consider the gate voltage of the off-state nMOS transistor in Fig. 4 to be , instead of zero. This consideration is not correct and causes error for the gates receiving primary inputs. However, for a large circuit, most of the gates in the circuit do not receive primary inputs, so that the error can be ignored.
In Fig. 4 , leakage current of the off-state nMOS or pMOS transistors can be expressed as . (4) Solving the above equations for nMOS and pMOS cases yields (5) where is leakage current of pMOS (nMOS) with zero , and is leakage reduction exponent of pMOS (nMOS). So a ground-gated off-state transistor can be modeled as a -controlled current source. Counting in the error caused by the simplification of the term in (2), we have the complete leakage current model for a single transistor (6) The footer has a similar model since essentially it is a nMOS transistor with high threshold voltage (7) where is the footer leakage when equals to . Next, we analyze the parasitics in a ground-gated circuit. A circuit is usually modeled as a resistance-inductance-capacitance (RLC) network. In our models, inductance is excluded since there is no high frequency current flow after ground gating is applied. Additionally, as we have explained in Section I, the mode transition is essentially a charging process to the internal nodes by leakage current [current sources according to (5)]. Resistance in the circuit has no impact on the charging process, because charging is done by current sources. Therefore, resistance of the circuit is neglected in our model as well. We have designed an experiment in Section IV to verify this simplification. Finally, a ground-gated circuit can be viewed as a network of capacitance.
There are three types of capacitances in a circuit: gate capacitance, diffusion capacitance and wire capacitance. Fig. 6 shows all the capacitances of a ground gated inverter with input "1" and "0". and are the nMOS and pMOS gate capacitances, respectively. and are the nMOS and pMOS diffusion capacitances, respectively.
is the footer diffusion capacitance.
is the parasitic capacitance of the wire. , , and are essentially connected between the virtual ground and the real ground. We call them " -to-ground capacitance" . , , and are connected between the virtual ground and the . We call them " -tocapacitance" . In this way, the whole circuit can be viewed as a three-terminal device:
, , and . All capacitances in the circuit can be lumped into two equivalent capacitors: and , as shown in Fig. 6 .
For the case of input "1", includes , , and , and includes , , and . However for the case of input "0", the nMOS transistor is off, and the pMOS transistor is on. In this case, The voltage of the inverter output is fixed as , despite of the variation of . So , , and a part of are not involved in the charging or discharging process. They can be ignored when modeling and for the input "0" case. The above analysis uses to represent voltage of all internal nodes, and and to approximate the capacitance of all internal nodes. For some complex gate types, this approximation introduces slight error into our model. However our experimental results have shown that the error is acceptable.
B. Transistor Level Modeling
Consider a single nMOS transistor with its ground gated by a footer, as shown in Fig. 7(a) . We now model the variation of nMOS status after the footer is turned off. Based on our preliminary study in Section II-A, the off-state nMOS and the footer in Fig. 7(a) can be modeled as two -controlled exponential current sources:
and . The capacitance in Fig. 7 (a) can be modeled as two lumped capacitors: and . They can be derived by using the similar method as shown in Fig. 6 . The whole model of the ground-gated nMOS is illustrated in Fig. 7(b) . As soon as the footer is turned off, the following two major physical phenomena will occur.
1) The leakage current gradually charges up . Precisely, will be charged up when increases. On the contrary, since the voltage differential of reduces when increases, it is a discharging process for . 2) reduces due to the smaller of the nMOS. increases due to the larger of the footer. The current flow of the ground-gated nMOS is demonstrated in Fig. 7(c) .
is the discharging current from . is the charging current for . is leakage current from power supply . is leakage current goes through the off-state nMOS. At , is the summation of , and (8) At , is the summation of and (9) An important observation is that is the summation of and . This indicates that due to the existence of , the actual leakage current from is less than the leakage current that goes through the nMOS. In other words, the discharge of yields extra energy saving. We will quantitatively study this extra energy saving in Section II-D. At , we also have (10) Solving (8)- (10) yields (11) Now make all currents and voltages as functions of time. Based on (6), (7), (10) , and (11), the mode transition process can be characterized as (12) where is the time after the ground is gated. Equation (12) is accurate when the value of is between and . As we have explained in Section II-A, when the value of is less than , the footer leakage is very small such that it can be approximated as zero. When the value of is larger than , the nMOS leakage is very small such that it can be approximated as zero. Equation (12) leads to no closed-form solution. We will show an approximated solving process based on linear regression in Section III-A. 
C. Gate Level Modeling
Consider a two-input NAND gate. Since the input vectors have significant impacts on leakage current, we model the gate by each input vector. As shown in Fig. 8 , for each input vector , the capacitance of the two-input NAND gate is still modeled as two lumped capacitors:
and . The values of these two capacitors are different for different input vectors. The footer is still modeled as a -controlled exponential current source: . The only difference of the gate level model and the transistor level model is the leakage current of the two-input NAND gate. As shown in Fig. 8 , we also model the leakage current of the entire two-input NAND gate as a single -controlled current source: . For input "11", this current source is a pMOS leakage source. For the rest three input combinations, this current source is a nMOS current source. However, the next question is to find out the relationship between and of the gate. Is there still an exponential relationship between them? Since the off-state transistors control the amount of leakage current, our answer starts from studying two basic gate structures: off-state transistors in series and parallel.
1) Off-State Transistors in Series: Case 4 in Fig. 8 is the simplest series structure with two off-state nMOS transistors in stack. Our first goal is to find out the impact of stacking effect on leakage current. Consider a general case of transistors in series as shown in Fig. 9(a) . Assume that the upper terminal voltage of the four-transistor stack is , and the virtual ground voltage is . By using (3), leakage current for each transistor is given by (13) where is leakage current of the stack. By substituting with , (13) turn into (14) Solving the above equations yields (15) where With the stacking effect, leakage current still has an exponential dependency on . The difference is that the leakage reduction exponent turns into an equivalent exponent , and the zeroleakage current of the stack turns into . Now consider a special case where one of the transistors in the stack is on as shown in Fig. 9(b) . Assume that the voltage difference between and is negligible. This case is then equivalent to a three-transistor stack. Hence if some transistors in the stack are in the on-state, the total leakage current of the stack still satisfies (15) .
2) Off-State Transistors in Parallel: Case 1 in Fig. 8 is the simplest example of off-state transistors in parallel. Since two off-state nMOS have the same leakage reduction exponent , the total leakage remains an exponential function, despite of the transistors size. Similarly, for a parallel structure with only one transistor in each branch [see Fig. 10(a) ], the total leakage is an exponential function of . The parallel structure can be complex when a branch has more than one transistor. Due to the stacking effect, it can have different values depending on the number of off-state transistors in that branch. For example in Fig. 10(b) , by using (15), the total leakage current can be expressed as (16) where is the equivalent leakage reduction exponent of each branch. Since the values of can be different, the total leakage current is no longer a simple exponential function. However, we still approximate into a lumped exponential function of for the following two reasons. 1) Most gates have the simple parallel structure shown in Fig. 10(a) , for example, NAND gates, NOR gates, and Buffers. 2) For complex parallel structures, the values can be different because the number of off-state transistors in each branch is different from others. In this case, due to the stacking effect, the branches with the least number of offstate transistors [branches and in Fig. 10(b) ] have much larger leakage current than other branches (at least one order of magnitude [1] ) and become the dominant ones. Then is close to the sum of dominant branch currents. Since the dominant branch currents have the same value, can be approximated as an exponential function (17) We have shown that leakage current of any number of offstate transistors in series is an exponential function of . And in parallel, it can be approximated into an exponential function of as well. So for any type of gate structure, we construct a lumped exponential function of to model the total leakage current of the gate (18) where is the zeroleakage current of the gate with input vector , and is the equivalent reduction exponent of the gate with input vector . Therefore, the gate level model is the same as the transistor level model in structure, except two differences. First, the gate level model uses equivalent current source to approximate leakage of the whole gate. Second, the gate level model is input-vector dependant. For input combinations, we have different gate level models. Since the gate level model is structurally the same as the transistor level model, a groundgated gate can be characterized in a similar way as (12) . The only change is to substitute in (12) with , and to calculate circuit status variation for each input vector .
D. Circuit Level Modeling
Consider a ground-gated circuit. According to our gate level model, each gate in the circuit can be modeled as a -controlled exponential current source and two lumped capacitors, as shown in Fig. 11 . Assume that the circuit has multiple distributed footers (DSTN [6] as . The circuit model in Fig. 11 can be scaled down by the following. 
2) All capacitors of each gate can be lumped into two capacitors: and (20) 3) All footers can be linearly combined into a single current source
The down-scaled circuit model is illustrated in Fig. 12(a) . The current flow is shown in Fig. 12(b) . It is similar to the current flow of our transistor level model [see Fig. 7(c) ]. The only difference is to replace by leakage current of the circuit , which is the summation of all (22) The current flow of the whole circuit can be expressed as Based on (19) , (21), (24), and (25), the variation of circuit status over time can be characterized as
The detailed solving process of it will be shown in Section III-A. We now study leakage reduction as soon as its ground is gated based on (26). This can be analyzed by substituting in (26) 
The third equation in (28) indicates that at time zero, leakage from is only a portion of the circuit leakage. This is because as soon as the circuit ground is gated, starts to discharge. This discharge current occupies a portion of the leakage capacity of the circuit, such that the actual leakage from is immediately reduced. We call this type of leakage saving as the "instant saving" of power gating. After time zero, leakage current from is further reduced gradually, due to the elevation of the virtual ground voltage. We call this type of leakage saving as the "gradual saving" of power gating. This phenomenon is different from the conventional understanding of power gating that leakage saving only occurs gradually. Fig. 13 illustrates the variation of before and after power gating. The percentage of instant saving is calculated by the following equation: (29) is determined by the values of and . Experimental results show that the typical value of is 30% to 50%. 
III. APPLICATIONS OF THE CORE MODEL
In this section, we apply the core model to estimate two key design parameters of power gating: dynamic and EBT. The core model is also modified to factor in temperature effect.
A. Dynamic Virtual Ground Voltage Estimation
The estimation of dynamic can be obtained by solving our circuit-level core model in (26). However, (26) , perform linear regression on the leakage current models in (19) , and the footer leakage model in (21) . We then have (30) where and are the linearized coefficients for in each region , and and are the linearized coefficients for . Equation (30) essentially turns and into two piecewise linear current models. Linear regression incurs error to the leakage current models. It can be alleviated by increasing the value. However, the computation complexity also increases when is larger. So the selection of is a trade-off between accuracy and speed. In Algorithm I, we set an error threshold to determine .
3) Use the piecewise linear current models in (30) to substitute all exponential leakage current models in (26). Then the total charging current transforms into a piecewise linear model (31) where and are the linearized model coefficients for the total leakage current of the circuit, in each voltage region .
and are the linearized model coefficients for the total charging current. Note that in Region 1 , when the value of is zero, the total leakage current of the circuit is (32) represents the original leakage of the circuit without ground gating. 4) In the circuit-level core model, the equivalent -tocapacitance and the equivalent -tocapacitance are considered to be constants. However, it is shown that the gate capacitance of a transistor has a dependency on its [22] . where , , and are the initial charging current, initial voltage and initial time of the region , respectively. In Region 1, these initial conditions satisfy (35) where represents leakage current of the circuit without ground gating. From Region 2 to the last region, these three initial conditions can be obtained by solving the following equations in the previous region recursively:
Therefore, solving the dynamic value is a recursive process, which starts from Region 1 and proceeds region by region. More details can be found in [9] .
B. Energy Break-Even Time Estimation
Energy break-even time (EBT) is an important design parameter for most power management systems. In the following, we present an accurate method to estimate EBT based on the core model.
1) Single-State EBT Estimation:
According to our definition, EBT is defined as the sleep time of a circuit, at which (42) where is the original leakage of the circuit without ground gating (32).
represents the energy saving only in region , from time to time . However, we need to calculate the total energy saving of all previous regions until time .
can be calculated by (43) where the second term represents the energy saving in Region . The first term represents the energy saving in all previous regions from Region 1 to Region . It equals to the summation of the energy saving in each previous region . can be calculated by (44) where successive region spans from to . The calculation of is illustrated in Fig. 14 .
Equation (43) gives the total energy saving model. Based on it, we can solve the EBT by matching the energy saving with energy penalty using (37) (45)
To solve (37), put (39) to (44), and (34) together (46) Simplifying (46) yields (47) where to are the constants given by , , , , , , and . In general, equations like (47) have no closed-form solution. Once again, we use linear regression to obtain an approximate solution.
In detail, assume that EBT occurs in voltage Region (see Fig. 14) . So first, we substitute the variable in (46) 
Equation (51) gives the solution for EBT estimation. Note that the linear regression on is only needed once, in region . So before performing linear regression, needs to be identified. The principle is to identify the Region , which satisfies (52) Equation (52) guarantees that is the exact region, in which energy saving catches up with energy penalty. The identification process of will be shown in Algorithm I.
2) Multiple-State EBT Estimation: At runtime, the circuit may be in different states when the footer is turned off. Since in different states, leakage power consumption can vary significantly [1] , our EBT estimated for one state may not be accurate for another state, as shown in Fig. 15 .
So our next question is: is there an average EBT value for the circuit, which has in total possible states when entering the sleep mode? Assume that is the probability of occurrences for the circuit to sleep under state . Our definition of average EBT is (53) is our piecewise energy saving model for the circuit sleeping under state . is the energy saving at time . By multiplying with its corresponding and summing them up, the left side of the above equation is the average energy saving of all sleep occurrences, at time . The right side is the energy penalty. In some states, the energy saving will be more than its penalty , and in other states less. However, the definition of the average EBT guarantees that the overall saving compensates the overall penalty. The estimation of average EBT is developed in the following four steps. 1) Build piecewise leakage model for each state in each region , using (41). Build piecewise energy saving model using (43). Also, calculate the initial time using the first equation in (36). 2) Denote the overall energy saving of every sleep occurrence at time as . By the definition of average EBT, we have (54) So we need to obtain the overall energy saving as a function of time. However, the piecewise energy model for each vector cannot be simply summed up by the voltage region . This is because each may have different time range for the same . For example in Fig. 16 , the individual energy saving of the three states in voltage Region 1 cannot be summed up, because they have different ending time in the time domain. We create time regions, instead of directly using voltage regions, to address this issue. In detail, we sort all the initial time into a low-to-high list. Between every two elements 
Equation (60) gives the final solution of the average EBT.
C. The Temperature-Aware Model
To study the temperature impact on our model, we start from the full-fledged leakage current model in (2) . When temperature fluctuates, the variation of leakage is due to the change of thermal voltage and threshold voltage in (2) . The change of and affects both and in our core model. To demonstrate the variation of and with temperature, we conducted experiments on a single off-state nMOS transistor with the 32-nm predictive technology. In Fig. 17 (red dots) , temperature ranges from 300 K 27 C to 380 K 107 C . The variation of leakage current values is 250%. The variation of leakage reduction exponents is 28%.
To modify the core model into a temperature-aware model, we need to model the variation of and with temperature. Agarwal et al. [3] have suggested that leakage current has exponential dependency on temperature. Thus, we can model as (61) where is the leakage current value without considering temperature impact, and is the temperature exponent for each gate type.
is the temperature in the unit of Kelvin. For leakage reduction exponent , as can be observed from where and are the linearized coefficients. Once and are turned into temperature-aware models, we can use the same approach presented in Sections II and III to derive the temperature-aware model for the whole circuit. The only difference is that and for each gate will be replaced by temperature-aware models.
Algorithm I shows the entire process of temperature-aware model derivation. At first, the algorithm characterizes the cell library. The temperature-aware models for and are derived. The linear regression in (30) is also performed in this step. Second, the linearized leakage current models will be used to derive the core model. The piecewise dynamic model in (34), piecewise VDD-leakage model Equation (41) and the energy saving model in (43) are also derived in the second step, for each input vector . Third, the average EBT is calculated based on the models from the second step, by using (60).
IV. EXPERIMENTAL RESULTS
We conducted HSPICE experiments to verify our model. The ISCAS85 benchmark circuits in 32-, 45-, and 65-nm technologies [20] were used in the experiments. The gate level implementations were from [23] . Footer sizing does not affect the correctness of our model. So it was designed to be equal to the total width of all the parallel nMOS in the circuit for simplicity. The simulation temperature was set to be 110 C. Gate leakage was turned off.
A. Resistance Impact on the Model
To verify the resistance impact on the model, we replaced all the original parasitic resistances in each circuit by 5 and 30 of their original values. Then the simulated leakage energy of the new circuit with larger resistances is compared with the simulated leakage energy of the original circuit. As shown in Table I , the larger resistance causes a maximal variation of 1.48% to leakage energy in all three technologies. This experiment proves that resistance can be neglected.
B. Lumped Gate-Level Leakage Current Model Accuracy
In Section II-B, we model leakage current of each gate as a lumped exponential function of . To verify this, we conducted experiments on an 8-input AND gate in the 32-nm technology. Given a certain input vector as shown in Fig. 18 , this gate includes all the serial and parallel structures discussed in Section II-B.
In our method, leakage current of a gate is modeled as a lumped -controlled current source. So in this experiment, we set the of the gate to seven different values and measure leakage current of the gate. The predicted leakage current values and HSPICE simulations are shown in Table II and Fig. 19 . The error is negligible when the level is low 500 mV . The error percentage is higher when the level is high 500 mV . However when is high, since the absolute value of leakage current is very small, the error has minor impact on the mode transition process.
C. Dynamic Model Accuracy
To verify the dynamic model, we applied ground gating to the ISCAS85 benchmark circuits and compare their simulation results with our model estimations. There are 30 sets of comparisons for the 10 ISCAS85 benchmark circuits in 3 technologies. For each comparison, 18 sampling points are taken from the simulated curve of the circuit (see Fig. 20 ). The average and worst case error of these 18 sampling points are given in Table III . The model has less than 1% average error The maximum error is 3.59%. Fig. 20 shows a typical case correlation for the benchmark circuit C7552 in 32-nm technology. C7552 is the largest benchmark, and was chosen just for illustration purpose.
D. Average EBT Estimation Accuracy
To verify the average EBT estimation, we generated 64 random input vectors for each benchmark circuit. Thus, the circuit can have 64 different states when going to sleep mode. The probability of each state is assumed to be equal. The circuit was then put into sleep 64 times with a different state each time. We found the average EBT for these 64 sleep occurrences, and compare it with our model estimates in Table IV . The results show that our model estimates have on the average 1.8%, maximally 3.0% error when compared with HSPICE. We did not use more than 64 input vectors for experiments, because the estimation accuracy of multiple-state EBT is dependant on the average accuracy of single-state EBT for each input vector, and is not dependant on the number of input vectors.
For average EBT estimation on C7552, HSPICE took 47 h, while our model estimation took 1 min .
E. Accuracy of Circuit Level Temperature-Aware Model
To verify our model accuracy on temperature variation, we conducted HSPICE simulation at 5 different runtime temperatures. Table V shows the accuracy of dynamic at different temperatures. We can see that our model is robust with respect to temperature. At all five temperatures, in all three technologies, the estimation error is 1.73% on average, and 5.04% maximally. In this paper, we emphasize the importance of dynamic characteristics of power gating during mode transition for the latest and future technologies. To this end, we analyze the major physical phenomena that occur during the power gating mode transition. A core model has been derived to characterize the mode transition process. This core model can be used to estimate several key design parameters of power gating, such as dynamic virtual ground voltage, dynamic leakage current values and energy break-even time. This model is applicable to any circuit topology, with any CMOS technology, at any temperature. The accuracy of the model and estimation methods has been verified with extensive HSPICE experiments. Our model is also computationally efficient, due to the usage of various approximation methods.
